Project Details

This project involves designing and simulating a CPU cache integrated into an assembly behavioral simulator. The cache is flexible, accommodating various configurations like write-back, allocate-on-write policies, associativity ranging from direct-mapped to fully associative to set associative, and specific size and block size parameters. Detailed instructions guide the modification process, and the compiled executable is run with specified command-line arguments.